Revert "RISC-V: Refine the testcases for cond_widen_complicate-3"
This reverts commit f70f4b60de.
This commit is contained in:
Pan Li
parent
6e77a83ffb
commit
24d1832e0d
10 changed files with 36 additions and 93 deletions
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv_zvfh -mabi=ilp32d -mrvv-vector-bits=scalable -ffast-math" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (float, _Float16)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvfwmul\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable -ffast-math" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (double, float)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvfwmul\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (int32_t, int16_t)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmul\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (int64_t, int32_t)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmul\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (int16_t, int8_t)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmul\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (uint32_t, uint16_t)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmulu\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (uint64_t, uint32_t)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmulu\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,9 +0,0 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv -mabi=ilp32d -mrvv-vector-bits=scalable" } */
|
||||
|
||||
#include "cond_widen_complicate-3.h"
|
||||
|
||||
TEST_TYPE (uint16_t, uint8_t)
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmulu\.vv} 1 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -0,0 +1,36 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-additional-options "-march=rv32gcv_zvfh -mabi=ilp32d -mrvv-vector-bits=scalable -ffast-math" } */
|
||||
|
||||
#include <stdint-gcc.h>
|
||||
|
||||
#define TEST_TYPE(TYPE1, TYPE2) \
|
||||
__attribute__ ((noipa)) void vwadd_##TYPE1_##TYPE2 ( \
|
||||
TYPE1 *__restrict dst, TYPE1 *__restrict dst2, TYPE1 *__restrict dst3, \
|
||||
TYPE1 *__restrict dst4, TYPE2 *__restrict a, TYPE2 *__restrict b, \
|
||||
TYPE2 *__restrict a2, TYPE2 *__restrict b2, int *__restrict pred, int n) \
|
||||
{ \
|
||||
for (int i = 0; i < n; i++) \
|
||||
{ \
|
||||
dst[i] = pred[i] ? (TYPE1) a[i] * (TYPE1) b[i] : dst[i]; \
|
||||
dst2[i] = pred[i] ? (TYPE1) a2[i] * (TYPE1) b[i] : dst2[i]; \
|
||||
dst3[i] = pred[i] ? (TYPE1) a2[i] * (TYPE1) a[i] : dst3[i]; \
|
||||
dst4[i] = pred[i] ? (TYPE1) a[i] * (TYPE1) b2[i] : dst4[i]; \
|
||||
} \
|
||||
}
|
||||
|
||||
#define TEST_ALL() \
|
||||
TEST_TYPE (int16_t, int8_t) \
|
||||
TEST_TYPE (uint16_t, uint8_t) \
|
||||
TEST_TYPE (int32_t, int16_t) \
|
||||
TEST_TYPE (uint32_t, uint16_t) \
|
||||
TEST_TYPE (int64_t, int32_t) \
|
||||
TEST_TYPE (uint64_t, uint32_t) \
|
||||
TEST_TYPE (float, _Float16) \
|
||||
TEST_TYPE (double, float)
|
||||
|
||||
TEST_ALL ()
|
||||
|
||||
/* { dg-final { scan-assembler-times {\tvwmul\.vv} 12 } } */
|
||||
/* { dg-final { scan-assembler-times {\tvwmulu\.vv} 12 } } */
|
||||
/* { dg-final { scan-assembler-times {\tvfwmul\.vv} 8 } } */
|
||||
/* { dg-final { scan-assembler-not {\tvmerge\.vvm\t} } } */
|
||||
|
|
@ -1,21 +0,0 @@
|
|||
#ifndef COND_WIDEN_COMPLICATE_3_H
|
||||
#define COND_WIDEN_COMPLICATE_3_H
|
||||
|
||||
#include <stdint-gcc.h>
|
||||
|
||||
#define TEST_TYPE(TYPE1, TYPE2) \
|
||||
__attribute__ ((noipa)) void vwadd_##TYPE1##_##TYPE2 ( \
|
||||
TYPE1 *__restrict dst, TYPE1 *__restrict dst2, TYPE1 *__restrict dst3, \
|
||||
TYPE1 *__restrict dst4, TYPE2 *__restrict a, TYPE2 *__restrict b, \
|
||||
TYPE2 *__restrict a2, TYPE2 *__restrict b2, int *__restrict pred, int n) \
|
||||
{ \
|
||||
for (int i = 0; i < n; i++) \
|
||||
{ \
|
||||
dst[i] = pred[i] ? (TYPE1) a[i] * (TYPE1) b[i] : dst[i]; \
|
||||
dst2[i] = pred[i] ? (TYPE1) a2[i] * (TYPE1) b[i] : dst2[i]; \
|
||||
dst3[i] = pred[i] ? (TYPE1) a2[i] * (TYPE1) a[i] : dst3[i]; \
|
||||
dst4[i] = pred[i] ? (TYPE1) a[i] * (TYPE1) b2[i] : dst4[i]; \
|
||||
} \
|
||||
}
|
||||
|
||||
#endif
|
||||
Loading…
Add table
Reference in a new issue