types.md (define_attr "type"): Add "load_acq" and "store_rel".
* config/arm/types.md (define_attr "type"): Add "load_acq" and "store_rel". * config/arm/cortex-a53.md (cortex_a53_load1): Update for attribute changes. (cortex_a53_store1): Likewise. From-SVN: r201436
This commit is contained in:
parent
f43b3c4b22
commit
e2fd7ca748
3 changed files with 13 additions and 2 deletions
|
@ -1,3 +1,10 @@
|
|||
2013-08-02 Sofiane Naci <sofiane.naci@arm.com>
|
||||
|
||||
* config/arm/types.md (define_attr "type"): Add "load_acq" and "store_rel".
|
||||
* config/arm/cortex-a53.md (cortex_a53_load1): Update for attribute
|
||||
changes.
|
||||
(cortex_a53_store1): Likewise.
|
||||
|
||||
2013-08-01 Jan Hubicka <jh@suse.cz>
|
||||
|
||||
* ipa.c (symtab_remove_unreachable_nodes): Nodes in other partitions are
|
||||
|
|
|
@ -130,12 +130,12 @@
|
|||
|
||||
(define_insn_reservation "cortex_a53_load1" 3
|
||||
(and (eq_attr "tune" "cortexa53")
|
||||
(eq_attr "type" "load_byte,load1"))
|
||||
(eq_attr "type" "load_byte,load1,load_acq"))
|
||||
"cortex_a53_slot_any+cortex_a53_ls")
|
||||
|
||||
(define_insn_reservation "cortex_a53_store1" 2
|
||||
(and (eq_attr "tune" "cortexa53")
|
||||
(eq_attr "type" "store1"))
|
||||
(eq_attr "type" "store1,store_rel"))
|
||||
"cortex_a53_slot_any+cortex_a53_ls+cortex_a53_store")
|
||||
|
||||
(define_insn_reservation "cortex_a53_load2" 3
|
||||
|
|
|
@ -57,6 +57,7 @@
|
|||
; float floating point arithmetic operation.
|
||||
; fmac[d,s] double/single floating point multiply-accumulate.
|
||||
; fmul[d,s] double/single floating point multiply.
|
||||
; load_acq load-acquire.
|
||||
; load_byte load byte(s) from memory to arm registers.
|
||||
; load1 load 1 word from memory to arm registers.
|
||||
; load2 load 2 words from memory to arm registers.
|
||||
|
@ -105,6 +106,7 @@
|
|||
; smulxy signed multiply, 16x16-bit, 32-bit accumulate.
|
||||
; smusd signed dual multiply subtract.
|
||||
; smusdx signed dual multiply subtract reverse.
|
||||
; store_rel store-release.
|
||||
; store1 store 1 word to memory from arm registers.
|
||||
; store2 store 2 words to memory from arm registers.
|
||||
; store3 store 3 words to memory from arm registers.
|
||||
|
@ -221,6 +223,7 @@
|
|||
fmacs,\
|
||||
fmuld,\
|
||||
fmuls,\
|
||||
load_acq,\
|
||||
load_byte,\
|
||||
load1,\
|
||||
load2,\
|
||||
|
@ -265,6 +268,7 @@
|
|||
smulxy,\
|
||||
smusd,\
|
||||
smusdx,\
|
||||
store_rel,\
|
||||
store1,\
|
||||
store2,\
|
||||
store3,\
|
||||
|
|
Loading…
Add table
Reference in a new issue