procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

re PR target/51244 ([SH] Inefficient conditional branch and code around T bit)

Browse source 
PR target/51244
	* config/sh/sh.md (*branch_true_eq, *branch_false_ne, nott): New insns.

From-SVN: r189360
This commit is contained in:
Oleg Endo 2012-07-08 15:03:21 +00:00
parent 532aafaddb
commit cab4c5107f
2 changed files with 41 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
gcc/ChangeLog
View file

@ -1,3 +1,8 @@
2012-07-08 Oleg Endo <olegendo@gcc.gnu.org>
PR target/51244
* config/sh/sh.md (*branch_true_eq, *branch_false_ne, nott): New insns.
2012-07-08 Steven Bosscher <steven@gcc.gnu.org>
* basic-block.h: Re-group most prototypes per file.

36
gcc/config/sh/sh.md
View file

@ -7220,6 +7220,17 @@ label:
}
[(set_attr "type" "cbranch")])
(define_insn "*branch_true_eq"
[(set (pc) (if_then_else (eq (match_operand 1 "t_reg_operand" "")
(const_int 1))
(label_ref (match_operand 0 "" ""))
(pc)))]
"TARGET_SH1"
{
return output_branch (1, insn, operands);
}
[(set_attr "type" "cbranch")])
(define_insn "branch_false"
[(set (pc) (if_then_else (eq (match_operand 1 "t_reg_operand" "")
(const_int 0))
@ -7231,6 +7242,17 @@ label:
}
[(set_attr "type" "cbranch")])
(define_insn "*branch_false_ne"
[(set (pc) (if_then_else (ne (match_operand 1 "t_reg_operand" "")
(const_int 1))
(label_ref (match_operand 0 "" ""))
(pc)))]
"TARGET_SH1"
{
return output_branch (0, insn, operands);
}
[(set_attr "type" "cbranch")])
;; Patterns to prevent reorg from re-combining a condbranch with a branch
;; which destination is too far away.
;; The const_int_operand is distinct for each branch target; it avoids
@ -9844,6 +9866,20 @@ label:
""
[(const_int 0)])
(define_insn_and_split "nott"
[(set (reg:SI T_REG) (xor:SI (reg:SI T_REG) (const_int 1)))]
"TARGET_SH1"
{
gcc_assert (TARGET_SH2A);
return "nott";
}
"! TARGET_SH2A && can_create_pseudo_p ()"
[(set (match_dup 0) (reg:SI T_REG))
(set (reg:SI T_REG) (eq:SI (match_dup 0) (const_int 0)))]
{
operands[0] = gen_reg_rtx (SImode);
})
(define_expand "cstoresf4"
[(set (match_operand:SI 0 "register_operand" "=r")
(match_operator:SI 1 "sh_float_comparison_operator"