procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add extract_last for amdgcn

Browse source 
2019-12-17  Andrew Stubbs  <ams@codesourcery.com>

	gcc/
	* config/gcn/gcn-valu.md (extract_last_<mode>): New expander.
	(fold_extract_last_<mode>): New expander.

	gcc/testsuite/
	* lib/target-supports.exp
	(check_effective_target_vect_fold_extract_last): Add amdgcn.

From-SVN: r279459
This commit is contained in:
Andrew Stubbs 2019-12-17 13:01:25 +00:00 • committed by Andrew Stubbs
parent 34bac26458
commit b92d1124e1
4 changed files with 54 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
gcc/ChangeLog
View file

@ -1,3 +1,8 @@
2019-12-17 Andrew Stubbs <ams@codesourcery.com>
* config/gcn/gcn-valu.md (extract_last_<mode>): New expander.
(fold_extract_last_<mode>): New expander.
2019-12-17 Andrew Stubbs <ams@codesourcery.com>
* config/gcn/gcn.h (CLZ_DEFINED_VALUE_AT_ZERO): Define.

42
gcc/config/gcn/gcn-valu.md
View file

@ -591,6 +591,48 @@
(set_attr "exec" "none")
(set_attr "laneselect" "yes")])
(define_expand "extract_last_<mode>"
[(match_operand:<SCALAR_MODE> 0 "register_operand")
(match_operand:DI 1 "gcn_alu_operand")
(match_operand:VEC_ALLREG_MODE 2 "register_operand")]
"can_create_pseudo_p ()"
{
rtx dst = operands[0];
rtx mask = operands[1];
rtx vect = operands[2];
rtx tmpreg = gen_reg_rtx (SImode);
emit_insn (gen_clzdi2 (tmpreg, mask));
emit_insn (gen_subsi3 (tmpreg, GEN_INT (63), tmpreg));
emit_insn (gen_vec_extract<mode><scalar_mode> (dst, vect, tmpreg));
DONE;
})
(define_expand "fold_extract_last_<mode>"
[(match_operand:<SCALAR_MODE> 0 "register_operand")
(match_operand:<SCALAR_MODE> 1 "gcn_alu_operand")
(match_operand:DI 2 "gcn_alu_operand")
(match_operand:VEC_ALLREG_MODE 3 "register_operand")]
"can_create_pseudo_p ()"
{
rtx dst = operands[0];
rtx default_value = operands[1];
rtx mask = operands[2];
rtx vect = operands[3];
rtx else_label = gen_label_rtx ();
rtx end_label = gen_label_rtx ();
rtx cond = gen_rtx_EQ (VOIDmode, mask, const0_rtx);
emit_jump_insn (gen_cbranchdi4 (cond, mask, const0_rtx, else_label));
emit_insn (gen_extract_last_<mode> (dst, mask, vect));
emit_jump_insn (gen_jump (end_label));
emit_barrier ();
emit_label (else_label);
emit_move_insn (dst, default_value);
emit_label (end_label);
DONE;
})
(define_expand "vec_init<mode><scalar_mode>"
[(match_operand:VEC_ALLREG_MODE 0 "register_operand")
(match_operand 1)]

5
gcc/testsuite/ChangeLog
View file

@ -1,3 +1,8 @@
2019-12-17 Andrew Stubbs <ams@codesourcery.com>
* lib/target-supports.exp
(check_effective_target_vect_fold_extract_last): Add amdgcn.
2019-12-17 Hongyu Wang <hongyu.wang@intel.com>
* gcc.target/i386/pr92651.c: New testcase.

3
gcc/testsuite/lib/target-supports.exp
View file

@ -6974,7 +6974,8 @@ proc check_effective_target_vect_logical_reduc { } {
# Return 1 if the target supports the fold_extract_last optab.
proc check_effective_target_vect_fold_extract_last { } {
return [check_effective_target_aarch64_sve]
return [expr { [check_effective_target_aarch64_sve]
|| [istarget amdgcn*-*-*] }]
}
# Return 1 if the target supports section-anchors