procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

* config/mips/24k.md: Remove trailing whitespace.

Browse source 
From-SVN: r99578
This commit is contained in:
Richard Sandiford 2005-05-11 13:08:50 +00:00 • committed by Richard Sandiford
parent 95177e1760
commit 99917bc339
2 changed files with 69 additions and 65 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
gcc/ChangeLog
View file

@ -1,3 +1,7 @@
2005-05-11 Richard Sandiford <rsandifo@redhat.com>
* config/mips/24k.md: Remove trailing whitespace.
2005-05-11 David Ung <davidu@mips.com>
* config/mips/mips.md (type): Add imul3.

130
gcc/config/mips/24k.md
View file

@ -1,5 +1,5 @@
;; DFA-based pipeline descriptions for MIPS Technologies 24K core.
;; Contributed by Chao-ying Fu (fu@mips.com), Nigel Stephens (nigel@mips.com)
;; Contributed by Chao-ying Fu (fu@mips.com), Nigel Stephens (nigel@mips.com)
;; and David Ung (davidu@mips.com)
;;
;; The 24K is a single-issue processor with a half-clocked fpu.
@ -41,33 +41,33 @@
;; --------------------------------------------------------------
;; 1. Loads: lb, lbu, lh, lhu, ll, lw, lwl, lwr, lwpc, lwxs
(define_insn_reservation "r24k_int_load" 2
(define_insn_reservation "r24k_int_load" 2
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "load"))
"r24k_iss+r24k_ixu_arith")
;; 2. Arithmetic: add, addi, addiu, addiupc, addu, and, andi, clo, clz,
;; ext, ins, lui, movn, movz, nor, or, ori, rotr, rotrv, seb, seh, sll,
;; sllv, slt, slti, sltiu, sltu, sra, srav, srl, srlv, sub, subu, wsbh,
;; ext, ins, lui, movn, movz, nor, or, ori, rotr, rotrv, seb, seh, sll,
;; sllv, slt, slti, sltiu, sltu, sra, srav, srl, srlv, sub, subu, wsbh,
;; xor, xori
;; (movn/movz is not matched, we'll need to split condmov to
;; (movn/movz is not matched, we'll need to split condmov to
;; differentiate between integer/float moves)
(define_insn_reservation "r24k_int_arith" 1
(define_insn_reservation "r24k_int_arith" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "arith,const,nop,shift,slt"))
(eq_attr "type" "arith,const,nop,shift,slt"))
"r24k_iss+r24k_ixu_arith")
;; 3. Links: bgezal, bgezall, bltzal, bltzall, jal, jalr, jalx
;; 3a. jr/jalr consumer
(define_insn_reservation "r24k_int_jump" 1
(define_insn_reservation "r24k_int_jump" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "call,jump"))
"r24k_iss+r24k_ixu_arith")
;; 3b. branch consumer
(define_insn_reservation "r24k_int_branch" 1
(define_insn_reservation "r24k_int_branch" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "branch"))
"r24k_iss+r24k_ixu_arith")
@ -75,63 +75,63 @@
;; 4. MDU: fully pipelined multiplier
;; mult - delivers result to hi/lo in 1 cycle (pipelined)
(define_insn_reservation "r24k_int_mult" 1
(define_insn_reservation "r24k_int_mult" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "imul"))
(eq_attr "type" "imul"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; madd, msub - delivers result to hi/lo in 1 cycle (pipelined)
(define_insn_reservation "r24k_int_madd" 1
(define_insn_reservation "r24k_int_madd" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "imadd"))
(eq_attr "type" "imadd"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; mul - delivers result to gpr in 5 cycles
(define_insn_reservation "r24k_int_mul3" 5
;; mul - delivers result to gpr in 5 cycles
(define_insn_reservation "r24k_int_mul3" 5
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "imul3"))
(eq_attr "type" "imul3"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)*5")
;; mfhi, mflo, mflhxu - deliver result to gpr in 5 cycles
(define_insn_reservation "r24k_int_mfhilo" 5
(define_insn_reservation "r24k_int_mfhilo" 5
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "mfhilo"))
(eq_attr "type" "mfhilo"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; mthi, mtlo, mtlhx - deliver result to hi/lo, thence madd, handled as bypass
(define_insn_reservation "r24k_int_mthilo" 1
(define_insn_reservation "r24k_int_mthilo" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "mthilo"))
(eq_attr "type" "mthilo"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; div - default to 36 cycles for 32bit operands. Faster for 24bit, 16bit and
;; div - default to 36 cycles for 32bit operands. Faster for 24bit, 16bit and
;; 8bit, but is tricky to identify.
(define_insn_reservation "r24k_int_div" 36
(define_insn_reservation "r24k_int_div" 36
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "idiv"))
(eq_attr "type" "idiv"))
"r24k_iss+(r24k_mul3a+r24k_mul3b+r24k_mul3c)*36")
;; 5. Cop: cfc1, di, ei, mfc0, mtc0
;; (Disabled until we add proper cop0 support)
;;(define_insn_reservation "r24k_int_cop" 3
;;(define_insn_reservation "r24k_int_cop" 3
;; (and (eq_attr "cpu" "24k,24kx")
;; (eq_attr "type" "cop0"))
;; "r24k_iss+r24k_ixu_arith")
;; 6. Store
(define_insn_reservation "r24k_int_store" 1
(define_insn_reservation "r24k_int_store" 1
(and (eq_attr "cpu" "24k,24kx")
(and (eq_attr "type" "store")
(eq_attr "mode" "!unknown")))
"r24k_iss+r24k_ixu_arith")
;; 6.1 Special case - matches the cprestore pattern which don't set the mode
;; attrib. This avoids being set as r24k_int_store and have it checked
;; attrib. This avoids being set as r24k_int_store and have it checked
;; against store_data_bypass_p, which would then fail because cprestore
;; does not have a normal SET pattern.
(define_insn_reservation "r24k_unknown_store" 1
(define_insn_reservation "r24k_unknown_store" 1
(and (eq_attr "cpu" "24k,24kx")
(and (eq_attr "type" "store")
(eq_attr "mode" "unknown")))
@ -139,25 +139,25 @@
;; 7. Multiple instructions
(define_insn_reservation "r24k_int_multi" 1
(define_insn_reservation "r24k_int_multi" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "multi"))
(eq_attr "type" "multi"))
"r24k_iss+r24k_ixu_arith+r24k_fpu_arith+(r24k_mul3a+r24k_mul3b+r24k_mul3c)")
;; 8. Unknowns - Currently these include blockage, consttable and alignment
;; rtls. They do not really affect scheduling latency, (blockage affects
;; 8. Unknowns - Currently these include blockage, consttable and alignment
;; rtls. They do not really affect scheduling latency, (blockage affects
;; scheduling via log links, but not used here).
(define_insn_reservation "r24k_int_unknown" 0
(define_insn_reservation "r24k_int_unknown" 0
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "unknown"))
"r24k_iss")
;; 9. Prefetch
(define_insn_reservation "r24k_int_prefetch" 1
(define_insn_reservation "r24k_int_prefetch" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "prefetch,prefetchx"))
(eq_attr "type" "prefetch,prefetchx"))
"r24k_iss+r24k_ixu_arith")
@ -189,8 +189,8 @@
(define_bypass 6 "r24k_int_mul3" "r24k_int_prefetch")
;; mfhilo->next use : 5 cycles (default)
;; mfhilo->l/s base : 6 cycles
;; mfhilo->prefetch : 6 cycles
;; mfhilo->l/s base : 6 cycles
;; mfhilo->prefetch : 6 cycles
;; mthilo->madd/msub : 2 cycle (only for mthi/lo not mfhi/lo)
(define_bypass 6 "r24k_int_mfhilo" "r24k_int_load")
(define_bypass 6 "r24k_int_mfhilo" "r24k_int_store" "!store_data_bypass_p")
@ -219,7 +219,7 @@
;; The 24k is a single issue cpu, and the fpu runs at half clock speed,
;; so each fpu instruction ties up the shared instruction scheduler for
;; 1 cycle, and the fpu scheduler for 2 cycles.
;;
;;
;; These timings are therefore twice the values in the 24K manual,
;; which are quoted in fpu clocks.
;;
@ -229,37 +229,37 @@
(define_reservation "r24k_fpu_iss" "r24k_iss+(r24k_fpu_arith*2)")
;; fadd, fabs, fneg
(define_insn_reservation "r24k_fadd" 8
(define_insn_reservation "r24k_fadd" 8
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fadd,fabs,fneg"))
"r24k_fpu_iss")
;; fmove, fcmove
(define_insn_reservation "r24k_fmove" 8
(define_insn_reservation "r24k_fmove" 8
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fmove,condmove"))
"r24k_fpu_iss")
;; fload
(define_insn_reservation "r24k_fload" 6
(define_insn_reservation "r24k_fload" 6
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fpload,fpidxload"))
"r24k_fpu_iss")
;; fstore
(define_insn_reservation "r24k_fstore" 2
(define_insn_reservation "r24k_fstore" 2
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fpstore"))
"r24k_fpu_iss")
;; fmul, fmadd
(define_insn_reservation "r24k_fmul_sf" 8
(define_insn_reservation "r24k_fmul_sf" 8
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "SF")))
"r24k_fpu_iss")
(define_insn_reservation "r24k_fmul_df" 10
(define_insn_reservation "r24k_fmul_df" 10
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "DF")))
@ -267,27 +267,27 @@
;; fdiv, fsqrt, frsqrt
(define_insn_reservation "r24k_fdiv_sf" 34
(define_insn_reservation "r24k_fdiv_sf" 34
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fdiv,fsqrt,frsqrt")
(eq_attr "mode" "SF")))
"r24k_fpu_iss,(r24k_fpu_arith*26)")
(define_insn_reservation "r24k_fdiv_df" 64
(define_insn_reservation "r24k_fdiv_df" 64
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fdiv,fsqrt")
(eq_attr "mode" "DF")))
"r24k_fpu_iss,(r24k_fpu_arith*56)")
;; frsqrt
(define_insn_reservation "r24k_frsqrt_df" 70
(define_insn_reservation "r24k_frsqrt_df" 70
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "frsqrt")
(eq_attr "mode" "DF")))
"r24k_fpu_iss,(r24k_fpu_arith*60)")
;; fcmp
(define_insn_reservation "r24k_fcmp" 4
(define_insn_reservation "r24k_fcmp" 4
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fcmp"))
"r24k_fpu_iss")
@ -296,28 +296,28 @@
(define_bypass 2 "r24k_fcmp" "r24k_fmove")
;; fcvt (cvt.d.s, cvt.[sd].[wl])
(define_insn_reservation "r24k_fcvt_i2f_s2d" 8
(define_insn_reservation "r24k_fcvt_i2f_s2d" 8
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "I2S,I2D,S2D")))
"r24k_fpu_iss")
;; fcvt (cvt.s.d)
(define_insn_reservation "r24k_fcvt_s2d" 12
(define_insn_reservation "r24k_fcvt_s2d" 12
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "D2S")))
"r24k_fpu_iss")
;; fcvt (cvt.[wl].[sd], etc)
(define_insn_reservation "r24k_fcvt_f2i" 10
(define_insn_reservation "r24k_fcvt_f2i" 10
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "S2I,D2I")))
"r24k_fpu_iss")
;; fxfer (mfc1, mfhc1, mtc1, mthc1)
(define_insn_reservation "r24k_fxfer" 4
(define_insn_reservation "r24k_fxfer" 4
(and (eq_attr "cpu" "24k")
(eq_attr "type" "xfer"))
"r24k_fpu_iss")
@ -345,37 +345,37 @@
(define_reservation "r24kx_fpu_iss" "r24k_iss+r24k_fpu_arith")
;; fadd, fabs, fneg
(define_insn_reservation "r24kx_fadd" 4
(define_insn_reservation "r24kx_fadd" 4
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fadd,fabs,fneg"))
"r24kx_fpu_iss")
;; fmove, fcmove
(define_insn_reservation "r24kx_fmove" 4
(define_insn_reservation "r24kx_fmove" 4
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fmove,condmove"))
"r24kx_fpu_iss")
;; fload
(define_insn_reservation "r24kx_fload" 3
(define_insn_reservation "r24kx_fload" 3
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fpload,fpidxload"))
"r24kx_fpu_iss")
;; fstore
(define_insn_reservation "r24kx_fstore" 1
(define_insn_reservation "r24kx_fstore" 1
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fpstore"))
"r24kx_fpu_iss")
;; fmul, fmadd
(define_insn_reservation "r24kx_fmul_sf" 4
(define_insn_reservation "r24kx_fmul_sf" 4
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "SF")))
"r24kx_fpu_iss")
(define_insn_reservation "r24kx_fmul_df" 5
(define_insn_reservation "r24kx_fmul_df" 5
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "DF")))
@ -383,27 +383,27 @@
;; fdiv, fsqrt, frsqrt
(define_insn_reservation "r24kx_fdiv_sf" 17
(define_insn_reservation "r24kx_fdiv_sf" 17
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fdiv,fsqrt,frsqrt")
(eq_attr "mode" "SF")))
"r24kx_fpu_iss,(r24k_fpu_arith*13)")
(define_insn_reservation "r24kx_fdiv_df" 32
(define_insn_reservation "r24kx_fdiv_df" 32
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fdiv,fsqrt")
(eq_attr "mode" "DF")))
"r24kx_fpu_iss,(r24k_fpu_arith*28)")
;; frsqrt
(define_insn_reservation "r24kx_frsqrt_df" 35
(define_insn_reservation "r24kx_frsqrt_df" 35
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "frsqrt")
(eq_attr "mode" "DF")))
"r24kx_fpu_iss,(r24k_fpu_arith*30)")
;; fcmp
(define_insn_reservation "r24kx_fcmp" 2
(define_insn_reservation "r24kx_fcmp" 2
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fcmp"))
"r24kx_fpu_iss")
@ -412,28 +412,28 @@
(define_bypass 1 "r24kx_fcmp" "r24kx_fmove")
;; fcvt (cvt.d.s, cvt.[sd].[wl])
(define_insn_reservation "r24kx_fcvt_i2f_s2d" 4
(define_insn_reservation "r24kx_fcvt_i2f_s2d" 4
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "I2S,I2D,S2D")))
"r24kx_fpu_iss")
;; fcvt (cvt.s.d)
(define_insn_reservation "r24kx_fcvt_s2d" 6
(define_insn_reservation "r24kx_fcvt_s2d" 6
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "D2S")))
"r24kx_fpu_iss")
;; fcvt (cvt.[wl].[sd], etc)
(define_insn_reservation "r24kx_fcvt_f2i" 5
(define_insn_reservation "r24kx_fcvt_f2i" 5
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "S2I,D2I")))
"r24kx_fpu_iss")
;; fxfer (mfc1, mfhc1, mtc1, mthc1)
(define_insn_reservation "r24kx_fxfer" 2
(define_insn_reservation "r24kx_fxfer" 2
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "xfer"))
"r24kx_fpu_iss")