[testsuite][aarch64] Adjust vect_copy_lane_1.c for new code-gen.
gcc/testsuite/ChangeLog: * gcc.target/aarch64/vect_copy_lane_1.c: Scan for zip1 instead of ins for float32x2_t, int32x2_t and uint32x2_t tests.
This commit is contained in:
parent
95d2ce05fb
commit
98c25cfc79
1 changed files with 1 additions and 1 deletions
|
@ -22,7 +22,7 @@ BUILD_TEST (uint16x4_t, uint16x4_t, , , u16, 3, 2)
|
|||
BUILD_TEST (float32x2_t, float32x2_t, , , f32, 1, 0)
|
||||
BUILD_TEST (int32x2_t, int32x2_t, , , s32, 1, 0)
|
||||
BUILD_TEST (uint32x2_t, uint32x2_t, , , u32, 1, 0)
|
||||
/* { dg-final { scan-assembler-times "ins\\tv0.s\\\[1\\\], v1.s\\\[0\\\]" 3 } } */
|
||||
/* { dg-final { scan-assembler-times "zip1\\tv0.2s, v0.2s, v1.2s" 3 } } */
|
||||
BUILD_TEST (int64x1_t, int64x1_t, , , s64, 0, 0)
|
||||
BUILD_TEST (uint64x1_t, uint64x1_t, , , u64, 0, 0)
|
||||
BUILD_TEST (float64x1_t, float64x1_t, , , f64, 0, 0)
|
||||
|
|
Loading…
Add table
Reference in a new issue