RISC-V: Fix VLMAX AVL incorrect local anticipate [VSETVL PASS]
Realize we have a bug in VSETVL PASS which is triggered by strided_load_run-1.c in RV32 system. FAIL: gcc.target/riscv/rvv/autovec/gather-scatter/strided_load_run-1.c execution test FAIL: gcc.target/riscv/rvv/autovec/gather-scatter/strided_load_run-1.c execution test FAIL: gcc.target/riscv/rvv/autovec/gather-scatter/strided_load_run-1.c execution test FAIL: gcc.target/riscv/rvv/autovec/gather-scatter/strided_load_run-1.c execution test This is because VSETVL PASS incorrect hoist vsetvl instruction: ... 10156: 0d9075d7 vsetvli a1,zero,e64,m2,ta,ma ---> pollute 'a1' register which will be used by following insns. 1015a: 01d586b3 add a3,a1,t4 --------> use 'a1' 1015e: 5e070257 vmv.v.v v4,v14 10162: b7032257 vmacc.vv v4,v6,v16 10166: 26440257 vand.vv v4,v4,v8 1016a: 22880227 vs2r.v v4,(a6) 1016e: 00b6b7b3 sltu a5,a3,a1 10172: 22888227 vs2r.v v4,(a7) 10176: 9e60b157 vmv2r.v v2,v6 1017a: 97ba add a5,a5,a4 1017c: a6a62157 vmadd.vv v2,v12,v10 10180: 26240157 vand.vv v2,v2,v8 10184: 22830127 vs2r.v v2,(t1) 10188: 873e mv a4,a5 1018a: 982a add a6,a6,a0 1018c: 98aa add a7,a7,a0 1018e: 932a add t1,t1,a0 10190: 85b6 mv a1,a3 -----> set 'a1' ... gcc/ChangeLog: * config/riscv/riscv-vsetvl.cc (anticipatable_occurrence_p): Fix incorrect anticipate info. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/gather-scatter/strided_load_run-1.c: Adapt test. * gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-24.c: Ditto. * gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-25.c: Ditto. * gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-26.c: Ditto. * gcc.target/riscv/rvv/vsetvl/vlmax_back_prop-36.c: Ditto. * gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-14.c: Ditto. * gcc.target/riscv/rvv/vsetvl/vlmax_switch_vtype-15.c: Ditto.
This commit is contained in:
Juzhe-Zhong
Pan Li
parent
73da34a538
commit
83c77b31b8
8 changed files with 47 additions and 47 deletions
|
|
@ -333,7 +333,9 @@ anticipatable_occurrence_p (const bb_info *bb, const vector_insn_info dem)
|
|||
if (dem.has_avl_reg ())
|
||||
{
|
||||
/* rs1 (avl) are not modified in the basic block prior to the VSETVL. */
|
||||
if (!vlmax_avl_p (dem.get_avl ()))
|
||||
rtx avl
|
||||
= has_vl_op (insn->rtl ()) ? get_vl (insn->rtl ()) : dem.get_avl ();
|
||||
if (!vlmax_avl_p (avl))
|
||||
{
|
||||
set_info *set = dem.get_avl_source ();
|
||||
/* If it's undefined, it's not anticipatable conservatively. */
|
||||
|
|
|
|||
|
|
@ -1,4 +1,5 @@
|
|||
/* { dg-do run { target { riscv_vector } } } */
|
||||
/* { dg-additional-options "-mcmodel=medany" } */
|
||||
|
||||
#include "strided_load-1.c"
|
||||
#include <assert.h>
|
||||
|
|
|
|||
|
|
@ -30,7 +30,7 @@ void f (int32_t * restrict in, int32_t * restrict out, int n, int cond)
|
|||
*(vint32mf2_t*)(out + 7000) = v;
|
||||
|
||||
for (int i = 0; i < n; i++) {
|
||||
vbool64_t v;
|
||||
vbool64_t v = *(vbool64_t*)(in + i + 9000);
|
||||
*(vbool64_t*)(out + i + 700) = v;
|
||||
}
|
||||
}
|
||||
|
|
|
|||
|
|
@ -10,7 +10,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 100) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint16mf4_t v2;
|
||||
vint16mf4_t v2 = __riscv_vmv_v_x_i16mf4 (0, __riscv_vsetvlmax_e16mf4 ());
|
||||
*(vint16mf4_t*)(out + i + 100) = v2;
|
||||
}
|
||||
} else if (cond == 1) {
|
||||
|
|
@ -18,7 +18,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 200) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint32mf2_t v2;
|
||||
vint32mf2_t v2 = __riscv_vmv_v_x_i32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vint32mf2_t*)(out + i + 200) = v2;
|
||||
}
|
||||
} else if (cond == 2) {
|
||||
|
|
@ -26,7 +26,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 300) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint8mf8_t v2;
|
||||
vint8mf8_t v2 = __riscv_vmv_v_x_i8mf8 (0, __riscv_vsetvlmax_e8mf8 ());
|
||||
*(vint8mf8_t*)(out + i + 300) = v2;
|
||||
}
|
||||
} else if (cond == 3) {
|
||||
|
|
@ -34,7 +34,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 400) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint64m1_t v2;
|
||||
vint64m1_t v2 = __riscv_vmv_v_x_i64m1 (0, __riscv_vsetvlmax_e64m1 ());
|
||||
*(vint64m1_t*)(out + i + 400) = v2;
|
||||
}
|
||||
} else if (cond == 4) {
|
||||
|
|
@ -42,7 +42,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 500) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vfloat32mf2_t v2;
|
||||
vfloat32mf2_t v2 = __riscv_vfmv_v_f_f32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vfloat32mf2_t*)(out + i + 500) = v2;
|
||||
}
|
||||
} else if (cond == 5) {
|
||||
|
|
@ -50,7 +50,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 600) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint16mf4_t v2;
|
||||
vuint16mf4_t v2 = __riscv_vmv_v_x_u16mf4 (0, __riscv_vsetvlmax_e16mf4 ());
|
||||
*(vuint16mf4_t*)(out + i + 600) = v2;
|
||||
}
|
||||
} else if (cond == 6) {
|
||||
|
|
@ -58,7 +58,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 700) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint32mf2_t v2;
|
||||
vuint32mf2_t v2 = __riscv_vmv_v_x_u32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vuint32mf2_t*)(out + i + 700) = v2;
|
||||
}
|
||||
} else if (cond == 7) {
|
||||
|
|
@ -66,7 +66,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 800) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint8mf8_t v2;
|
||||
vuint8mf8_t v2 = __riscv_vmv_v_x_u8mf8 (0, __riscv_vsetvlmax_e8mf8 ());
|
||||
*(vuint8mf8_t*)(out + i + 800) = v2;
|
||||
}
|
||||
} else if (cond == 8) {
|
||||
|
|
@ -74,7 +74,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 900) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint64m1_t v2;
|
||||
vuint64m1_t v2 = __riscv_vmv_v_x_u64m1 (0, __riscv_vsetvlmax_e64m1 ());
|
||||
*(vuint64m1_t*)(out + i + 900) = v2;
|
||||
}
|
||||
} else {
|
||||
|
|
@ -82,15 +82,14 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 1000) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vfloat32mf2_t v2;
|
||||
vfloat32mf2_t v2 = *(vfloat32mf2_t*)(in + i + 9000);
|
||||
*(vfloat32mf2_t*)(out + i + 1000) = v2;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e32,\s*mf2,\s*t[au],\s*m[au]} 4 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e64,\s*m1,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 10 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli} 20 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 3 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e32,\s*mf2,\s*t[au],\s*m[au]} 3 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e64,\s*m1,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli} 10 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
|
|
|
|||
|
|
@ -10,7 +10,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 100) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint16mf4_t v2;
|
||||
vint16mf4_t v2 = __riscv_vmv_v_x_i16mf4 (0, __riscv_vsetvlmax_e16mf4 ());
|
||||
*(vint16mf4_t*)(out + i + 100) = v2;
|
||||
}
|
||||
} else if (cond == 1) {
|
||||
|
|
@ -18,7 +18,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 200) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint32mf2_t v2;
|
||||
vint32mf2_t v2 = __riscv_vmv_v_x_i32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vint32mf2_t*)(out + i + 200) = v2;
|
||||
}
|
||||
} else if (cond == 2) {
|
||||
|
|
@ -26,7 +26,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 300) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint8mf8_t v2;
|
||||
vint8mf8_t v2 = __riscv_vmv_v_x_i8mf8 (0, __riscv_vsetvlmax_e8mf8 ());
|
||||
*(vint8mf8_t*)(out + i + 300) = v2;
|
||||
}
|
||||
} else if (cond == 3) {
|
||||
|
|
@ -34,7 +34,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 400) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint64m1_t v2;
|
||||
vint64m1_t v2 = __riscv_vmv_v_x_i64m1 (0, __riscv_vsetvlmax_e64m1 ());
|
||||
*(vint64m1_t*)(out + i + 400) = v2;
|
||||
}
|
||||
} else if (cond == 4) {
|
||||
|
|
@ -42,7 +42,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vint8mf8_t*)(out + 500) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vfloat32mf2_t v2;
|
||||
vfloat32mf2_t v2 = __riscv_vfmv_v_f_f32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vfloat32mf2_t*)(out + i + 500) = v2;
|
||||
}
|
||||
} else if (cond == 5) {
|
||||
|
|
@ -50,7 +50,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 600) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint16mf4_t v2;
|
||||
vuint16mf4_t v2 = __riscv_vmv_v_x_u16mf4 (0, __riscv_vsetvlmax_e16mf4 ());
|
||||
*(vuint16mf4_t*)(out + i + 600) = v2;
|
||||
}
|
||||
} else if (cond == 6) {
|
||||
|
|
@ -58,7 +58,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 700) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint32mf2_t v2;
|
||||
vuint32mf2_t v2 = __riscv_vmv_v_x_u32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vuint32mf2_t*)(out + i + 700) = v2;
|
||||
}
|
||||
} else if (cond == 7) {
|
||||
|
|
@ -66,7 +66,7 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 800) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint8mf8_t v2;
|
||||
vuint8mf8_t v2 = __riscv_vmv_v_x_u8mf8 (0, __riscv_vsetvlmax_e8mf8 ());
|
||||
*(vuint8mf8_t*)(out + i + 800) = v2;
|
||||
}
|
||||
} else if (cond == 8) {
|
||||
|
|
@ -74,16 +74,14 @@ void f (void * restrict in, void * restrict out, int n, int cond)
|
|||
*(vuint8mf8_t*)(out + 900) = v;
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vuint64m1_t v2;
|
||||
vuint64m1_t v2 = *(vuint64m1_t*)(in + i + 9000);
|
||||
*(vuint64m1_t*)(out + i + 900) = v2;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e32,\s*mf2,\s*t[au],\s*m[au]} 3 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e64,\s*m1,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 8 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli} 17 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 3 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 2 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e32,\s*mf2,\s*t[au],\s*m[au]} 3 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+[a-x0-9]+,\s*zero,\s*e64,\s*m1,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli} 9 { target { no-opts "-O0" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-funroll-loops" no-opts "-g" } } } } */
|
||||
|
|
|
|||
|
|
@ -37,7 +37,7 @@ void f (int32_t * restrict in, int32_t * restrict out, int32_t * restrict in2, i
|
|||
}
|
||||
for (int i = 0; i < n; i++)
|
||||
{
|
||||
vint8mf8_t v1;
|
||||
vint8mf8_t v1 = *(vint8mf8_t*)(in2 + i + 20);
|
||||
*(vint8mf8_t*)(out + i + 10) = v1;
|
||||
}
|
||||
}
|
||||
|
|
|
|||
|
|
@ -6,7 +6,7 @@
|
|||
void f (void * restrict in, void * restrict out, int32_t * a, int32_t * b, int n, int cond)
|
||||
{
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint16mf4_t v;
|
||||
vint16mf4_t v = __riscv_vmv_v_x_i16mf4 (0, __riscv_vsetvlmax_e16mf4 ());
|
||||
*(vint16mf4_t*)(out + i + 700) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
|
|
@ -19,15 +19,15 @@ void f (void * restrict in, void * restrict out, int32_t * a, int32_t * b, int n
|
|||
a[i] = a[i] - b[i];
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint32mf2_t v;
|
||||
vint32mf2_t v = __riscv_vmv_v_x_i32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vint32mf2_t*)(out + i + 7000) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint64m1_t v;
|
||||
vint64m1_t v = __riscv_vmv_v_x_i64m1 (0, __riscv_vsetvlmax_e64m1 ());
|
||||
*(vint64m1_t*)(out + i + 8000) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint8mf8_t v;
|
||||
vint8mf8_t v = __riscv_vmv_v_x_i8mf8 (0, __riscv_vsetvlmax_e8mf8 ());
|
||||
*(vint8mf8_t*)(out + i + 9000) = v;
|
||||
}
|
||||
}
|
||||
|
|
@ -36,4 +36,4 @@ void f (void * restrict in, void * restrict out, int32_t * a, int32_t * b, int n
|
|||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e32,\s*mf2,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-funroll-loops" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-flto" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e64,\s*m1,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-funroll-loops" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-flto" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]} 1 { target { no-opts "-O0" no-opts "-funroll-loops" no-opts "-O1" no-opts "-Os" no-opts "-Oz" no-opts "-flto" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli} 4 { target { no-opts "-O0" no-opts "-funroll-loops" no-opts "-Os" no-opts "-Oz" no-opts "-flto" no-opts "-g" } } } } */
|
||||
/* { dg-final { scan-assembler-times {vsetvli} 4 { target { no-opts "-O0" "-O1" no-opts "-funroll-loops" no-opts "-Os" no-opts "-Oz" no-opts "-flto" no-opts "-g" } } } } */
|
||||
|
|
|
|||
|
|
@ -6,7 +6,7 @@
|
|||
void f (void * restrict in, void * restrict out, int32_t * a, int32_t * b, int n, int cond)
|
||||
{
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint16mf4_t v;
|
||||
vint16mf4_t v = __riscv_vmv_v_x_i16mf4 (0, __riscv_vsetvlmax_e16mf4 ());
|
||||
*(vint16mf4_t*)(out + i + 700) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
|
|
@ -19,27 +19,27 @@ void f (void * restrict in, void * restrict out, int32_t * a, int32_t * b, int n
|
|||
a[i] = a[i] - b[i];
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint32mf2_t v;
|
||||
vint32mf2_t v = __riscv_vmv_v_x_i32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vint32mf2_t*)(out + i + 7000) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint16mf2_t v;
|
||||
vint16mf2_t v = __riscv_vmv_v_x_i16mf2 (0, __riscv_vsetvlmax_e16mf2 ());
|
||||
*(vint16mf2_t*)(out + i + 777) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint64m1_t v;
|
||||
vint64m1_t v = __riscv_vmv_v_x_i64m1 (0, __riscv_vsetvlmax_e64m1 ());
|
||||
*(vint64m1_t*)(out + i + 8000) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vfloat32mf2_t v;
|
||||
vfloat32mf2_t v = __riscv_vfmv_v_f_f32mf2 (0, __riscv_vsetvlmax_e32mf2 ());
|
||||
*(vfloat32mf2_t*)(out + i + 7777) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vuint16mf2_t v;
|
||||
vuint16mf2_t v = __riscv_vmv_v_x_u16mf2 (0, __riscv_vsetvlmax_e16mf2 ());
|
||||
*(vuint16mf2_t*)(out + i + 888) = v;
|
||||
}
|
||||
for (int i = 0; i < n; i++) {
|
||||
vint8mf8_t v;
|
||||
vint8mf8_t v = __riscv_vmv_v_x_i8mf8 (0, __riscv_vsetvlmax_e8mf8 ());
|
||||
*(vint8mf8_t*)(out + i + 9000) = v;
|
||||
}
|
||||
}
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue