LoongArch: Remove vec_concatz<mode> pattern.

It is incorrect to use vld/vori to implement the vec_concatz<mode> because when the LSX
instruction is used to update the value of the vector register, the upper 128 bits of
the vector register will not be zeroed.

gcc/ChangeLog:

	* config/loongarch/lasx.md (@vec_concatz<mode>): Remove this define_insn pattern.
	* config/loongarch/loongarch.cc (loongarch_expand_vector_group_init): Use vec_concat<mode>.
This commit is contained in:
Jiahao Xu 2024-01-24 17:19:13 +08:00 committed by Lulu Cheng
parent 578c7b91f4
commit 77159546b2
2 changed files with 6 additions and 26 deletions

View file

@ -582,21 +582,6 @@
[(set_attr "type" "simd_insert")
(set_attr "mode" "<MODE>")])
(define_insn "@vec_concatz<mode>"
[(set (match_operand:LASX 0 "register_operand" "=f")
(vec_concat:LASX
(match_operand:<VHMODE256_ALL> 1 "nonimmediate_operand")
(match_operand:<VHMODE256_ALL> 2 "const_0_operand")))]
"ISA_HAS_LASX"
{
if (MEM_P (operands[1]))
return "vld\t%w0,%1";
else
return "vori.b\t%w0,%w1,0";
}
[(set_attr "type" "simd_splat")
(set_attr "mode" "<MODE>")])
(define_insn "vec_concat<mode>"
[(set (match_operand:LASX 0 "register_operand" "=f")
(vec_concat:LASX

View file

@ -9917,17 +9917,12 @@ loongarch_expand_vector_group_init (rtx target, rtx vals)
gcc_unreachable ();
}
if (high == CONST0_RTX (half_mode))
emit_insn (gen_vec_concatz (vmode, target, low, high));
else
{
if (!register_operand (low, half_mode))
low = force_reg (half_mode, low);
if (!register_operand (high, half_mode))
high = force_reg (half_mode, high);
emit_insn (gen_rtx_SET (target,
gen_rtx_VEC_CONCAT (vmode, low, high)));
}
if (!register_operand (low, half_mode))
low = force_reg (half_mode, low);
if (!register_operand (high, half_mode))
high = force_reg (half_mode, high);
emit_insn (gen_rtx_SET (target,
gen_rtx_VEC_CONCAT (vmode, low, high)));
}
/* Expand initialization of a vector which has all same elements. */