longlong.h (add_ssaaaa): Clobber condition code register in ARM version.
* longlong.h (add_ssaaaa): Clobber condition code register in ARM version. (sub_ddmmss): Likewise. (umul_ppmm): Likewise. Co-Authored-By: Daniel Jacobowitz <dan@codesourcery.com> From-SVN: r106491
This commit is contained in:
parent
1b38125a35
commit
74900b5a75
2 changed files with 11 additions and 3 deletions
|
@ -1,3 +1,11 @@
|
|||
2005-11-04 Mark Mitchell <mark@codesourcery.com>
|
||||
Daniel Jacobowitz <dan@codesourcery.com>
|
||||
|
||||
* longlong.h (add_ssaaaa): Clobber condition code register
|
||||
in ARM version.
|
||||
(sub_ddmmss): Likewise.
|
||||
(umul_ppmm): Likewise.
|
||||
|
||||
2005-11-04 Daniel Jacobowitz <dan@codesourcery.com>
|
||||
Paul Brook <paul@codesourcery.com>
|
||||
Phil Blundell <pb@reciva.com>
|
||||
|
|
|
@ -193,7 +193,7 @@ UDItype __umulsidi3 (USItype, USItype);
|
|||
: "%r" ((USItype) (ah)), \
|
||||
"rI" ((USItype) (bh)), \
|
||||
"%r" ((USItype) (al)), \
|
||||
"rI" ((USItype) (bl)))
|
||||
"rI" ((USItype) (bl)) __CLOBBER_CC)
|
||||
#define sub_ddmmss(sh, sl, ah, al, bh, bl) \
|
||||
__asm__ ("subs %1, %4, %5\n\tsbc %0, %2, %3" \
|
||||
: "=r" ((USItype) (sh)), \
|
||||
|
@ -201,7 +201,7 @@ UDItype __umulsidi3 (USItype, USItype);
|
|||
: "r" ((USItype) (ah)), \
|
||||
"rI" ((USItype) (bh)), \
|
||||
"r" ((USItype) (al)), \
|
||||
"rI" ((USItype) (bl)))
|
||||
"rI" ((USItype) (bl)) __CLOBBER_CC)
|
||||
#define umul_ppmm(xh, xl, a, b) \
|
||||
{register USItype __t0, __t1, __t2; \
|
||||
__asm__ ("%@ Inlined umul_ppmm\n" \
|
||||
|
@ -221,7 +221,7 @@ UDItype __umulsidi3 (USItype, USItype);
|
|||
"=r" ((USItype) (xl)), \
|
||||
"=&r" (__t0), "=&r" (__t1), "=r" (__t2) \
|
||||
: "r" ((USItype) (a)), \
|
||||
"r" ((USItype) (b)));}
|
||||
"r" ((USItype) (b)) __CLOBBER_CC );}
|
||||
#define UMUL_TIME 20
|
||||
#define UDIV_TIME 100
|
||||
#endif /* __arm__ */
|
||||
|
|
Loading…
Add table
Reference in a new issue