RISC-V: Fix the illegal operands for the XTheadMemidx extension.
The pattern "*extend<SHORT:mode><SUPERQI:mode>2_bitmanip" and "*zero_extendhi<GPR:mode>2_bitmanip" in bitmanip.md are similar to the pattern "*th_memidx_bb_extendqi<SUPERQI:mode>2" and "*th_memidx_bb_zero_extendhi<GPR:mode>2" in thead.md, which will cause the wrong instruction to be generated and report the following error in binutils: Assembler messages: Error: illegal operands `lb a5,(a0),1,0' In fact, the correct instruction is "th.lbia a5,(a0),1,0". gcc/ChangeLog: * config/riscv/bitmanip.md: Avoid the conflict between zbb and xtheadmemidx in patterns. gcc/testsuite/ChangeLog: * gcc.target/riscv/xtheadfmemidx-uindex-zbb.c: New test.
This commit is contained in:
parent
f586515acc
commit
5e9fb75840
2 changed files with 32 additions and 2 deletions
|
@ -290,7 +290,7 @@
|
|||
(define_insn "*zero_extendhi<GPR:mode>2_bitmanip"
|
||||
[(set (match_operand:GPR 0 "register_operand" "=r,r")
|
||||
(zero_extend:GPR (match_operand:HI 1 "nonimmediate_operand" "r,m")))]
|
||||
"TARGET_ZBB"
|
||||
"TARGET_ZBB && !TARGET_XTHEADMEMIDX"
|
||||
"@
|
||||
zext.h\t%0,%1
|
||||
lhu\t%0,%1"
|
||||
|
@ -301,7 +301,7 @@
|
|||
[(set (match_operand:SUPERQI 0 "register_operand" "=r,r")
|
||||
(sign_extend:SUPERQI
|
||||
(match_operand:SHORT 1 "nonimmediate_operand" " r,m")))]
|
||||
"TARGET_ZBB"
|
||||
"TARGET_ZBB && !TARGET_XTHEADMEMIDX"
|
||||
"@
|
||||
sext.<SHORT:size>\t%0,%1
|
||||
l<SHORT:size>\t%0,%1"
|
||||
|
|
30
gcc/testsuite/gcc.target/riscv/xtheadfmemidx-uindex-zbb.c
Normal file
30
gcc/testsuite/gcc.target/riscv/xtheadfmemidx-uindex-zbb.c
Normal file
|
@ -0,0 +1,30 @@
|
|||
/* { dg-do compile } */
|
||||
/* { dg-skip-if "" { *-*-* } { "-O0" "-O1" "-Og" } } */
|
||||
/* { dg-options "-march=rv64gc_zbb_xtheadmemidx -mabi=lp64d" { target { rv64 } } } */
|
||||
/* { dg-options "-march=rv32imafc_zbb_xtheadmemidx -mabi=ilp32f" { target { rv32 } } } */
|
||||
|
||||
const unsigned char *
|
||||
read_uleb128(const unsigned char *p, unsigned long *val)
|
||||
{
|
||||
unsigned int shift = 0;
|
||||
unsigned char byte;
|
||||
unsigned long result;
|
||||
|
||||
result = 0;
|
||||
do
|
||||
{
|
||||
byte = *p++;
|
||||
result |= ((unsigned long)byte & 0x7f) << shift;
|
||||
shift += 7;
|
||||
} while (byte & 0x80);
|
||||
|
||||
*val = result;
|
||||
return p;
|
||||
}
|
||||
|
||||
void test(const unsigned char *p, unsigned long utmp)
|
||||
{
|
||||
p = read_uleb128(p, &utmp);
|
||||
}
|
||||
|
||||
/* { dg-final { scan-assembler-not {\mlb\ta[0-9],\(a[0-9]\),1,0\M} } } */
|
Loading…
Add table
Reference in a new issue