Regenerate riscv.opt.urls and i386.opt.urls
risc-v added an -mfence-tso option. i386 removed Xeon Phi ISA support options. But the opt.urls files weren't regenerated. Fixes:a6114c2a69
("RISC-V: Implement -m{,no}fence-tso") Fixes:e1a7e2c54d
("i386: Remove Xeon Phi ISA support") gcc/ChangeLog: * config/riscv/riscv.opt.urls: Regenerate. * config/i386/i386.opt.urls: Likewise.
This commit is contained in:
parent
a974f37d85
commit
591bc70139
2 changed files with 3 additions and 15 deletions
|
@ -238,12 +238,6 @@ UrlSuffix(gcc/x86-Options.html#index-mavx2)
|
|||
mavx512f
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx512f)
|
||||
|
||||
mavx512pf
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx512pf)
|
||||
|
||||
mavx512er
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx512er)
|
||||
|
||||
mavx512cd
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx512cd)
|
||||
|
||||
|
@ -262,12 +256,6 @@ UrlSuffix(gcc/x86-Options.html#index-mavx512ifma)
|
|||
mavx512vbmi
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx512vbmi)
|
||||
|
||||
mavx5124fmaps
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx5124fmaps)
|
||||
|
||||
mavx5124vnniw
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx5124vnniw)
|
||||
|
||||
mavx512vpopcntdq
|
||||
UrlSuffix(gcc/x86-Options.html#index-mavx512vpopcntdq)
|
||||
|
||||
|
@ -409,9 +397,6 @@ UrlSuffix(gcc/x86-Options.html#index-mrdrnd)
|
|||
mf16c
|
||||
UrlSuffix(gcc/x86-Options.html#index-mf16c)
|
||||
|
||||
mprefetchwt1
|
||||
UrlSuffix(gcc/x86-Options.html#index-mprefetchwt1)
|
||||
|
||||
mfentry
|
||||
UrlSuffix(gcc/x86-Options.html#index-mfentry)
|
||||
|
||||
|
|
|
@ -91,3 +91,6 @@ UrlSuffix(gcc/RISC-V-Options.html#index-minline-strlen)
|
|||
|
||||
; skipping UrlSuffix for 'mtls-dialect=' due to finding no URLs
|
||||
|
||||
mfence-tso
|
||||
UrlSuffix(gcc/RISC-V-Options.html#index-mfence-tso)
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue