procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

aarch64: Add support for GCS system registers with the +gcs modifier

Browse source 
Given the introduction of system registers associated with the Guarded
Control Stack extension to Armv9.4-a in Binutils and their reliance on
the `+gcs' modifier, we implement the necessary changes in GCC to
allow for them to be recognized by the compiler.

gcc/ChangeLog:

	* config/aarch64/aarch64-option-extensions.def (gcs): New.
	* config/aarch64/aarch64.h (AARCH64_ISA_GCS): New.
	(TARGET_THE):  Likewise.
	* doc/invoke.texi (AArch64 Options): Describe GCS.
This commit is contained in:
Victor Do Nascimento 2023-11-03 16:44:56 +00:00
parent 16a05fac33
commit 3aba045882
3 changed files with 10 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
gcc/config/aarch64/aarch64-option-extensions.def
View file

@ -163,4 +163,6 @@ AARCH64_OPT_EXTENSION("d128", D128, (), (), (), "d128")
AARCH64_OPT_EXTENSION("the", THE, (), (), (), "the")
AARCH64_OPT_EXTENSION("gcs", GCS, (), (), (), "gcs")
#undef AARCH64_OPT_EXTENSION

6
gcc/config/aarch64/aarch64.h
View file

@ -265,6 +265,7 @@ constexpr auto AARCH64_FL_DEFAULT_ISA_MODE = AARCH64_FL_SM_OFF;
#define AARCH64_ISA_CSSC (aarch64_isa_flags & AARCH64_FL_CSSC)
#define AARCH64_ISA_D128 (aarch64_isa_flags & AARCH64_FL_D128)
#define AARCH64_ISA_THE (aarch64_isa_flags & AARCH64_FL_THE)
#define AARCH64_ISA_GCS (aarch64_isa_flags & AARCH64_FL_GCS)
/* The current function is a normal non-streaming function. */
#define TARGET_NON_STREAMING (AARCH64_ISA_SM_OFF)
@ -465,6 +466,11 @@ constexpr auto AARCH64_FL_DEFAULT_ISA_MODE = AARCH64_FL_SM_OFF;
enabled through +the. */
#define TARGET_THE (AARCH64_ISA_THE)
/* Armv9.4-A Guarded Control Stack extension system registers are
enabled through +gcs. */
#define TARGET_GCS (AARCH64_ISA_GCS)
/* Standard register usage. */
/* 31 64-bit general purpose registers R0-R30:

2
gcc/doc/invoke.texi
View file

@ -21363,6 +21363,8 @@ Enable the FEAT_SME_F64F64 extension to SME.
Enable the Scalable Matrix Extension 2. This also enables SME instructions.
@item d128
Enable support for 128-bit system register read/write instructions.
@item gcs
Enable support for Armv9.4-a Guarded Control Stack extension.
@item the
Enable support for Armv8.9-a/9.4-a translation hardening extension.