procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

LoongArch: Add sign_extend pattern for 32-bit rotate shift

Browse source 
Remove a redundant sign extension.

gcc/ChangeLog:

	* config/loongarch/loongarch.md (rotrsi3_extend): New
	define_insn.

gcc/testsuite/ChangeLog:

	* gcc.target/loongarch/rotrw.c: New test.
This commit is contained in:
Xi Ruoyao 2023-12-17 04:26:23 +08:00
parent 78607d1229
commit 310dc75e70
No known key found for this signature in database
GPG key ID: ACAAD20E19E710E3
2 changed files with 27 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
gcc/config/loongarch/loongarch.md
View file

@ -2893,6 +2893,16 @@
[(set_attr "type" "shift,shift")
(set_attr "mode" "<MODE>")])
(define_insn "rotrsi3_extend"
[(set (match_operand:DI 0 "register_operand" "=r,r")
(sign_extend:DI
(rotatert:SI (match_operand:SI 1 "register_operand" "r,r")
(match_operand:SI 2 "arith_operand" "r,I"))))]
"TARGET_64BIT"
"rotr%i2.w\t%0,%1,%2"
[(set_attr "type" "shift,shift")
(set_attr "mode" "SI")])
;; The following templates were added to generate "bstrpick.d + alsl.d"
;; instruction pairs.
;; It is required that the values of const_immalsl_operand and

17
gcc/testsuite/gcc.target/loongarch/rotrw.c Normal file
View file

@ -0,0 +1,17 @@
/* { dg-do compile } */
/* { dg-options "-O2" } */
/* { dg-final { scan-assembler "rotr\\.w\t\\\$r4,\\\$r4,\\\$r5" } } */
/* { dg-final { scan-assembler "rotri\\.w\t\\\$r4,\\\$r4,5" } } */
/* { dg-final { scan-assembler-not "slli\\.w" } } */
unsigned
rotr (unsigned a, unsigned b)
{
return a >> b | a << 32 - b;
}
unsigned
rotri (unsigned a)
{
return a >> 5 | a << 27;
}