procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

vector.md (vec_shr_<mode>): Fix to do a shift instead of a rotate.

Browse source 
* config/rs6000/vector.md (vec_shr_<mode>): Fix to do a shift
	instead of a rotate.

	* gcc.target/powerpc/vec-shr.c: New.

From-SVN: r227270
This commit is contained in:
Pat Haugen 2015-08-27 18:20:45 +00:00 • committed by Pat Haugen
parent b7e36a33eb
commit 2b6fb4aa47
4 changed files with 61 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
gcc/ChangeLog
View file

@ -1,3 +1,8 @@
2015-08-27 Pat Haugen <pthaugen@us.ibm.com>
* config/rs6000/vector.md (vec_shr_<mode>): Fix to do a shift
instead of a rotate.
2015-08-27 Marek Polacek <polacek@redhat.com>
PR middle-end/67005

23
gcc/config/rs6000/vector.md
View file

@ -977,6 +977,8 @@
;; General shift amounts can be supported using vsro + vsr. We're
;; not expecting to see these yet (the vectorizer currently
;; generates only shifts by a whole number of vector elements).
;; Note that the vec_shr operation is actually defined as
;; 'shift toward element 0' so is a shr for LE and shl for BE.
(define_expand "vec_shr_<mode>"
[(match_operand:VEC_L 0 "vlogical_operand" "")
(match_operand:VEC_L 1 "vlogical_operand" "")
@ -987,6 +989,7 @@
rtx bitshift = operands[2];
rtx shift;
rtx insn;
rtx zero_reg, op1, op2;
HOST_WIDE_INT bitshift_val;
HOST_WIDE_INT byteshift_val;
@ -996,19 +999,29 @@
if (bitshift_val & 0x7)
FAIL;
byteshift_val = (bitshift_val >> 3);
zero_reg = gen_reg_rtx (<MODE>mode);
emit_move_insn (zero_reg, CONST0_RTX (<MODE>mode));
if (!BYTES_BIG_ENDIAN)
byteshift_val = 16 - byteshift_val;
{
byteshift_val = 16 - byteshift_val;
op1 = zero_reg;
op2 = operands[1];
}
else
{
op1 = operands[1];
op2 = zero_reg;
}
if (TARGET_VSX && (byteshift_val & 0x3) == 0)
{
shift = gen_rtx_CONST_INT (QImode, byteshift_val >> 2);
insn = gen_vsx_xxsldwi_<mode> (operands[0], operands[1], operands[1],
shift);
insn = gen_vsx_xxsldwi_<mode> (operands[0], op1, op2, shift);
}
else
{
shift = gen_rtx_CONST_INT (QImode, byteshift_val);
insn = gen_altivec_vsldoi_<mode> (operands[0], operands[1], operands[1],
shift);
insn = gen_altivec_vsldoi_<mode> (operands[0], op1, op2, shift);
}
emit_insn (insn);

4
gcc/testsuite/ChangeLog
View file

@ -1,3 +1,7 @@
2015-08-27 Pat Haugen <pthaugen@us.ibm.com>
* gcc.target/powerpc/vec-shr.c: New.
2015-08-27 Marek Polacek <polacek@redhat.com>
PR middle-end/67005

34
gcc/testsuite/gcc.target/powerpc/vec-shr.c Normal file
View file

@ -0,0 +1,34 @@
/* { dg-do run } */
/* { dg-options "-O3 -fno-inline" } */
#include <stdlib.h>
typedef struct { double r, i; } complex;
#define LEN 30
complex c[LEN];
double d[LEN];
void
foo (complex *c, double *d, int len1)
{
int i;
for (i = 0; i < len1; i++)
{
c[i].r = d[i];
c[i].i = 0.0;
}
}
int
main (void)
{
int i;
for (i = 0; i < LEN; i++)
d[i] = (double) i;
foo (c, d, LEN);
for (i=0;i<LEN;i++)
if ((c[i].r != (double) i) || (c[i].i != 0.0))
abort ();
return 0;
}