procyberian/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

re PR debug/86194 (ICE: SIGSEGV in avoid_constant_pool_reference (simplify-rtx.c:215) with -O -g -mavx512bw)

Browse source 
PR debug/86194
	* var-tracking.c (use_narrower_mode_test): Check if shift amount can
	be narrowed.

	* gcc.target/i386/pr86194.c: New test.

From-SVN: r261807
This commit is contained in:
Jakub Jelinek 2018-06-20 16:51:04 +02:00 • committed by Jakub Jelinek
parent c81a5aecc5
commit 125fe9abf3
4 changed files with 49 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
gcc/ChangeLog
View file

@ -1,5 +1,9 @@
2018-06-20 Jakub Jelinek <jakub@redhat.com>
PR debug/86194
* var-tracking.c (use_narrower_mode_test): Check if shift amount can
be narrowed.
PR tree-optimization/86231
* tree-vrp.c (union_ranges): For ( [ ) ] or ( )[ ] range and
anti-range don't overwrite *vr0min before using it to compute *vr0max.

3
gcc/testsuite/ChangeLog
View file

@ -1,5 +1,8 @@
2018-06-20 Jakub Jelinek <jakub@redhat.com>
PR debug/86194
* gcc.target/i386/pr86194.c: New test.
PR tree-optimization/86231
* gcc.dg/tree-ssa/vrp119.c: New test.
* gcc.c-torture/execute/pr86231.c: New test.

24
gcc/testsuite/gcc.target/i386/pr86194.c Normal file
View file

@ -0,0 +1,24 @@
/* PR debug/86194 */
/* { dg-do compile { target int128 } } */
/* { dg-options "-O -g -mavx512bw" } */
typedef unsigned U __attribute__ ((vector_size (64)));
typedef unsigned long V __attribute__ ((vector_size (64)));
typedef unsigned __int128 W __attribute__ ((vector_size (64)));
U u;
W
bar (W w)
{
U k = u;
w <<= (W)(U) { 5, 3, 3, 0, 7, 3, 1, 3, k[7] };
k += (U) { -(char)w[3] } != k;
return (W)k + w;
}
void
foo (void)
{
u = (U){ bar ((W)(V) { 0, ~0, 0, 0, 0, 0, ~0 })[0] };
}

18
gcc/var-tracking.c
View file

@ -964,6 +964,24 @@ use_narrower_mode_test (rtx x, const_rtx subreg)
case MULT:
break;
case ASHIFT:
if (GET_MODE (XEXP (x, 1)) != VOIDmode)
{
enum machine_mode mode = GET_MODE (subreg);
rtx op1 = XEXP (x, 1);
enum machine_mode op1_mode = GET_MODE (op1);
if (GET_MODE_PRECISION (as_a <scalar_int_mode> (mode))
< GET_MODE_PRECISION (as_a <scalar_int_mode> (op1_mode)))
{
poly_uint64 byte = subreg_lowpart_offset (mode, op1_mode);
if (GET_CODE (op1) == SUBREG || GET_CODE (op1) == CONCAT)
{
if (!simplify_subreg (mode, op1, op1_mode, byte))
return false;
}
else if (!validate_subreg (mode, op1_mode, op1, byte))
return false;
}
}
iter.substitute (XEXP (x, 0));
break;
default: