procyberian/emacs
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

* lisp/progmodes/verilog-mode.el (vl-memory): Add missing defvar.

Browse source
This commit is contained in:
Wilson Snyder 2021-04-12 13:36:05 -04:00
parent f63da590fd
commit 3cb0229d75
1 changed files with 4 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

6
lisp/progmodes/verilog-mode.el
View file

@ -9,7 +9,7 @@
;; Keywords: languages ;; Keywords: languages
;; The "Version" is the date followed by the decimal rendition of the Git ;; The "Version" is the date followed by the decimal rendition of the Git
;; commit hex. ;; commit hex.
;; Version: 2021.03.30.243771231 ;; Version: 2021.04.12.188864585
;; Yoni Rabkin <yoni@rabkins.net> contacted the maintainer of this ;; Yoni Rabkin <yoni@rabkins.net> contacted the maintainer of this
;; file on 19/3/2008, and the maintainer agreed that when a bug is ;; file on 19/3/2008, and the maintainer agreed that when a bug is
@ -124,7 +124,7 @@
;; ;;
;; This variable will always hold the version number of the mode ;; This variable will always hold the version number of the mode
(defconst verilog-mode-version "2021-03-30-e87a75f-vpo-GNU" (defconst verilog-mode-version "2021-04-12-b41d849-vpo-GNU"
"Version of this Verilog mode.") "Version of this Verilog mode.")
(defconst verilog-mode-release-emacs t (defconst verilog-mode-release-emacs t
"If non-nil, this version of Verilog mode was released with Emacs itself.") "If non-nil, this version of Verilog mode was released with Emacs itself.")
@ -11561,6 +11561,7 @@ See the example in `verilog-auto-inout-modport'."
(defvar vl-cell-type nil "See `verilog-auto-inst'.") ; Prevent compile warning (defvar vl-cell-type nil "See `verilog-auto-inst'.") ; Prevent compile warning
(defvar vl-cell-name nil "See `verilog-auto-inst'.") ; Prevent compile warning (defvar vl-cell-name nil "See `verilog-auto-inst'.") ; Prevent compile warning
(defvar vl-memory nil "See `verilog-auto-inst'.") ; Prevent compile warning
(defvar vl-modport nil "See `verilog-auto-inst'.") ; Prevent compile warning (defvar vl-modport nil "See `verilog-auto-inst'.") ; Prevent compile warning
(defvar vl-name nil "See `verilog-auto-inst'.") ; Prevent compile warning (defvar vl-name nil "See `verilog-auto-inst'.") ; Prevent compile warning
(defvar vl-width nil "See `verilog-auto-inst'.") ; Prevent compile warning (defvar vl-width nil "See `verilog-auto-inst'.") ; Prevent compile warning
@ -12063,6 +12064,7 @@ Lisp Templates:
vl-width Width of the input/output port (`3' for [2:0]). vl-width Width of the input/output port (`3' for [2:0]).
May be a (...) expression if bits isn't a constant. May be a (...) expression if bits isn't a constant.
vl-dir Direction of the pin input/output/inout/interface. vl-dir Direction of the pin input/output/inout/interface.
vl-memory The unpacked array part of the I/O port (`[5:0]').
vl-modport The modport, if an interface with a modport. vl-modport The modport, if an interface with a modport.
vl-cell-type Module name/type of the cell (`InstModule'). vl-cell-type Module name/type of the cell (`InstModule').
vl-cell-name Instance name of the cell (`instName'). vl-cell-name Instance name of the cell (`instName').